## 12V Synchronous Buck PWM DC-DC

## General Description

The RT8101/A are DC/DC synchronous buck PWM controllers with embedded driver support up to $12 \mathrm{~V}+12 \mathrm{~V}$ boot-strapped voltage for high efficiency power driving. The parts are with full functions of voltage regulation, power monitoring and protection into a single small footprint packages SOP-8 and SOP-8 (Exposed Pad).

The RT8101/A apply a high-gain voltage mode PWM control for simple application design. An internal 0.8 V reference allows the output voltage to be precisely regulated to low voltage requirement. The parts are proposed with two type including RT8101 and RT8101A with fixed operating frequency of 300 kHz and 600 kHz respectively. Based on the features that RT8101/A offered, the parts provide an optimum solution between efficiency, total B.O.M. count, and cost.

## Ordering Information

 RT8101/Aロロ-Package Type
S: SOP-8 SP : SOP-8 (Exposed Pad)
-Operating Temperature Range P: Pb Free with Commercial Standard G: Green (Halogen Free with Commercial Standard)
600 kHz 300kHz

Note :
RichTek Pb-free and Green products are :
$\rightarrow$ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
-Suitable for use in SnPb or Pb -free soldering processes. -100\% matte tin (Sn) plating.

## Features

- Single 12V Bias Supply
- Drives All Low Cost N-MOSFETs
- High-Gain Voltage Model PWM Control
- $300 \mathrm{kHz} / 600 \mathrm{kHz}$ Fixed Frequency Oscillator
- Fast Transient Response :
-High-Speed GM Amplifier
PFull 0 to 100\% Duty Ratio
DExternal Compensation in the Control Loop
- Internal Soft-Start
- Adaptive Non-Overlapping Gate Driver
- Over-Current Fault Monitor on MOSFET, No Current Sense Resistor Required
- RoHS Compliant and 100\% Lead (Pb)-Free


## Applications

- Graphic Card
- Motherboard, Desktop Servers
- IA Equipments
- Telecomm Equipments
- High Power DC-DC Regulators


## Pin Configurations

(TOP VIEW)


## Typical Application Circuit



## Functional Pin Description

## BOOT (Pin 1)

Bootstrap supply for the upper gate driver. Connect the bootstrap capacitor between BOOT pin and the PHASE pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET.

UGATE (Pin 2)
Upper gate driver output. Connect to gate of the highside power N -Channel MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET is turned off.

## GND (Pin 3)

Signal ground for the IC.

## LGATE (Pin 4)

Lower gate driver output. Connect to the gate of the lowside power N -Channel MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET is turned off.

## VCC (Pin 5)

Connect this pin to a well-decoupled 12 V bias supply. It is also the positive supply for the lower gate driver, LGATE.

## FB (Pin 6)

Buck converter feedback voltage. This pin is the inverting input of the error amplifier. FB senses the switcher output through an external resistor divider network.

## COMP (Pin 7)

Buck converter external compensation. This pin is used to compensate the control loop of the buck converter.

## PHASE (Pin 8)

Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET is turned off.

## Exposed Pad

Exposed pad should be soldered to PCB board and connected to GND.

## Function Block Diagram


Absolute Maximum Ratings (Note 1)

- Supply Voltage, Vcc ..... 16V
- BOOT, V ${ }_{\text {BOot }}$ - VPHASE ..... 16V
- PHASE to GND
DC ..... -5 V to 15 V
< 200ns ..... -10 V to 30 V
- BOOT to PHASE ..... 15V
- BOOT to GND DC ..... -0.3 V to $\mathrm{V}_{\mathrm{Cc}}+15 \mathrm{~V}$
< 200ns ..... -0.3 V to 42 V
- UGATE $V_{\text {PHASE }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\text {BOOt }}+0.3 \mathrm{~V}$
- LGATE GND -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
- Input, Output or I/O Voltage GND -0.3 V to 7 V
- Power Dissipation, $\mathrm{P}_{\mathrm{D}} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 4) SOP-8 ..... 0.83 W
SOP-8 (Exposed Pad) ..... 1.33W
- Package Thermal Resistance
SOP-8, $\theta_{J A}$ ..... $120^{\circ} \mathrm{C} / \mathrm{W}$
SOP-8 (Exposed Pad), $\theta_{\mathrm{JA}}$ ..... $75^{\circ} \mathrm{C} / \mathrm{W}$
- Junction Temperature ..... $150^{\circ} \mathrm{C}$
- Lead Temperature (Soldering, 10 sec. ) ..... $260^{\circ} \mathrm{C}$
- Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
- ESD Susceptibility (Note 2)
HBM (Human Body Mode) ..... 2kV
MM (Machine Mode) ..... 200 V
Recommended Operating Conditions (Note 3)
- Supply Voltage, VCc ..... $12 \mathrm{~V} \pm 10 \%$
- Junction Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Ambient Temperature Range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Input |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | UGATE and LGATE Open | 10.8 | 12 | 13.2 | V |
| Supply Current | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ | -- | 3 | -- | mA |
| Power-On Reset |  |  |  |  |  |  |
| POR Threshold | $\mathrm{V}_{\text {CCRTH }}$ |  | 8.8 | 9.6 | 10.4 | V |
| POR Hysteresis | VCCHYS |  | -- | 0.8 | 1.6 | V |
| Oscillator |  |  |  |  |  |  |
| Free Running Frequency | fosc | $V_{c c}=12 \mathrm{~V}, \mathrm{RT} 8101$ | 250 | 300 | 350 | kHz |
|  |  | $\mathrm{V}_{C C}=12 \mathrm{~V}, \mathrm{RT} 8101 \mathrm{~A}$ | 500 | 600 | 700 | kHz |

To be continued

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ramp Amplitude | $\Delta \mathrm{V}_{\text {OSC }}$ | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ | -- | 1.5 | -- | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
| Reference Voltage |  |  |  |  |  |  |
| PWM Error Amplifier Reference | $V_{\text {REF }}$ |  | 0.792 | 0.8 | 0.808 | V |
| Error Amplifier |  |  |  |  |  |  |
| Open Loop DC Gain | $A_{0}$ |  | -- | 88 | -- | dB |
| Gain-Bandwidth Product | GBW |  | -- | 15 | -- | MHz |
| Slew R ate | SR |  | -- | 6 | -- | V/us |
| PWM Controller Gate Drivers ( $\mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}$ ) |  |  |  |  |  |  |
| Upper Gate Source | lugate | $\begin{aligned} & \mathrm{V}_{\text {BOOT }}-\mathrm{V}_{\text {PHASE }}=12 \mathrm{~V}, \\ & \mathrm{~V}_{\text {BOOT }}-\mathrm{V}_{\text {UGATE }}=6 \mathrm{~V} \end{aligned}$ | -- | 300 | -- | mA |
| Upper Gate Source | Rugate | $\begin{aligned} & \mathrm{V}_{\text {BOOT }}-\mathrm{V}_{\text {PHASE }}=12 \mathrm{~V}, \\ & \mathrm{~V}_{\text {BOOT }}-\mathrm{V}_{\text {UGATE }}=1 \mathrm{~V} \end{aligned}$ | -- | 7 | 10 | $\Omega$ |
| Upper Gate Sink | Rugate | $\begin{aligned} & \text { VBOOT }- \text { VPHASE }=12 \mathrm{~V}, \\ & \text { VUGATE }- \text { VPHASE }=1 \mathrm{~V} \end{aligned}$ | -- | 4 | 8 | $\Omega$ |
| Lower Gate Source | ILGATE | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\text {LGATE }}=6 \mathrm{~V}$ | -- | 500 | -- | mA |
| Lower Gate Source | Rlgate | $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {LGATE }}=1 \mathrm{~V}$ | -- | 4 | 6 | $\Omega$ |
| Lower Gate Sink | RLgAtE | $\mathrm{V}_{\text {LGATE }}=1 \mathrm{~V}$ | -- | 2 | 4 | $\Omega$ |
| Protection |  |  |  |  |  |  |
| Under Voltage Protection |  | Measuring $\mathrm{V}_{\mathrm{FB}}$ | 0.3 | 0.4 | 0.5 | V |
| Over Current Threshold | Voc | Measuring VPHASE | -210 | -250 | -290 | mV |
| Soft-Start Interval | Tss |  | 2 | 3.2 | 4.2 | ms |

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
Note 2. Devices are ESD sensitive. Handling precaution recommended.
Note 3. The device is not guaranteed to function outside its operating conditions.
Note 4. $\theta_{\mathrm{JA}}$ is measured in the natural convection at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ on a high effective 4-layers thermal conductivity test board of JEDEC 51-7 thermal measurement standard.

Typical Operating Characteristics



Power On from $\mathrm{V}_{\mathrm{IN}}$



Power Off from Vcc


Power On from $\mathrm{V}_{\mathrm{IN}}$


Dead Time (Falling)






## Application Information

## Power On Reset

The RT8101/A automatically initializes upon applying of input power $\mathrm{V}_{\mathrm{cc}}$. The power on reset function (POR) continually monitors the input bias supply voltage at the VCC pin. The POR trip level is typically 9.6 V at VCC rising.

## VIN Detection

After POR the RT8101/A continuously generates a 10kHz pulse train with $1 \mu$ s pulse width to turn on the upper MOSFET for detecting the existence of $\mathrm{V}_{\mathrm{IN}}$. RT8101/A keeps monitoring PHASE pin voltage during the detection period.

As soon as the PHASE voltage crosses 1.5 V two times, $V_{\text {IN }}$ existence is recognized and the RT8101/A initiates its soft start cycle as described in next section.


1st 2nd PHASE
waveform
Internal Counter will count ( $\mathrm{V}_{\text {PHASE }}>1.5 \mathrm{~V}$ ) two times (rising \& falling) to recognize when $\mathrm{V}_{\text {IN }}$ is ready.

Figure 1

## Soft Start

A built-in soft-start is used to prevent surge current from $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {Out }}$ during power on. After the existence of $\mathrm{V}_{\text {IN }}$ is detected, soft-start (SS) begins automatically. The feedback voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) is clamped by internal linear ramping up SS voltage, causing PWM pulse width increasing slowly and thus inducing little surge current. Soft-start completes when SS voltage exceeds internal reference voltage $(0.8 \mathrm{~V})$, the time duration is about 3.2 ms .

## Over Current Protection

The RT8101/A senses the current flowing through lower MOSFET for over current protection (OCP) by sensing the PHASE pin voltage as shown in the Functional Block Diagram.

A $30 \mu \mathrm{~A}$ current source flows through the internal resistor $21.6 \mathrm{k} \Omega$ to PHASE pin causing 0.65 V voltage drop across the resistor. OCP is triggered if the voltage at PHASE pin (drop of lower MOSFET $V_{D S}$ ) is lower than -0.25 V when low side MOSFET conducting. Accordingly inductor current threshold for OCP is a function of conducting resistance of lower MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ as :

$$
\mathrm{I}_{\mathrm{OCSET}}=\frac{30 \mu \mathrm{~A} \times 21.6 \mathrm{k}-0.4 \mathrm{~V}}{\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}}
$$

If MOSFET with $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=10 \mathrm{~m} \Omega$ is used, the OCP threshold current is about 25A. Once OCP is triggered, the RT8101/A enters hiccup mode and re-soft starts again. The RT8101/A shuts down after OCP hiccups twice.


Figure 3. Power On then Shorted


Figure 4. Shorted then Power On

## Feedback Compensation

The RT8101/A is a voltage mode controller. The control loop is a single voltage feedback path including a compensator and modulator as shown in Figure 5. The modulator consists of the PWM comparator and power stage. The PWM comparator compares error amplifier EA output (COMP) with oscillator (OSC) sawtooth wave to provide a pulse-width modulated (PWM) with an amplitude of $\mathrm{V}_{\mathrm{IN}}$ at the PHASE node. The PWM wave is smoothed by the output filter Lout and Cout. The output voltage (VOut) is sensed and fed to the inverting input of the error amplifier. A well-designed compensator regulates the output voltage to the reference voltage $\mathrm{V}_{\text {REF }}$ with fast transient response and good stability.

In order to achieve fast transient response and accurate output regulation, an adequate compensator design is necessary. The goal of the compensation network is to provide adequate phase margin (greater than 45 degrees) and the highest 0 dB crossing frequency. It is also recommended to manipulate loop frequency response that its gain crosses over OdB at a slope of $-20 \mathrm{~dB} / \mathrm{dec}$.


Figure 5. Closed Loop

## 1) Modulator Frequency Equations

The modulator transfer function is the small-signal transfer function of $V_{\text {out }} / \mathrm{V}_{\text {comp }}$ (output voltage over the error amplifier output. This transfer function is dominated by a DC gain, a double pole, and a zero as shown in Figure 7. The DC gain of the modulator is the input voltage $\left(\mathrm{V}_{\text {IN }}\right)$ divided by the peak to peak oscillator voltage $\mathrm{V}_{\text {osc. }}$. The output LC filter introduces a double pole, 40dB/decade gain slope above its corner resonant frequency, and a total phase lag of 180 degrees. The resonant frequency of the LC filter is expressed as below:

$$
\mathrm{f}_{\mathrm{LC}}=\frac{1}{2 \pi \sqrt{\text { LOUT } \times \mathrm{C}_{\text {OUT }}}}
$$

The ESR zero is contributed by the ESR associated with the output capacitance. Note that this requires that the output capacitor should have enough ESR to satisfy stability requirements. The ESR zero of the output capacitor is expressed as follows :

$$
\mathrm{f}_{\mathrm{ESR}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{ESR}}
$$

## 2) Compensation Frequency Equations

The compensation network consists of the error amplifier and the impedance networks $Z_{C}$ and $Z_{F}$ as shown in Figure 6.


Figure 6. Compensation Loop

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{Z} 1}=\frac{1}{2 \pi \times \mathrm{R} 2 \times \mathrm{C} 2} \\
& \mathrm{f}_{\mathrm{P} 1}=\frac{1}{2 \pi \times \mathrm{R} 2 \times \frac{\mathrm{C} 1 \times \mathrm{C} 2}{\mathrm{C} 1+\mathrm{C} 2}}
\end{aligned}
$$

Figure 7 shows the DC-DC converter's gain vs. frequency. The compensation gain uses external impedance networks $Z_{C}$ and $Z_{F}$ to provide a stable, high bandwidth loop. High crossover frequency is desirable for fast transient response, but it often jeopardizes the system stability. In order to cancel one of the LC filter poles, place the zero before the LC filter resonant frequency. In the experience, place the zero at 75\% LC filter resonant frequency. Crossover frequency should be higher than the ESR zero but less than $1 / 5$ of the switching frequency. The second pole is placed at half of the switching frequency.


Figure 7. Bode Plot

## Component Selection

## 1) Inductor Selection

The selection of output inductor is based on the considerations of efficiency, output power and operating frequency. Low inductance value has smaller size, but results in low efficiency, large ripple current and high output ripple voltage. Generally, an inductor that limits the ripple current ( $\Delta I_{\mathrm{L}}$ ) between $20 \%$ and $50 \%$ of the output current is appropriate. Figure 8 shows the typical topology of synchronous step-down converter and its related waveforms





Figure 8. The waveforms of synchronous step-down converter

According to Figure 8 the ripple current of inductor can be calculated as follows :

$$
\begin{align*}
& \mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=\mathrm{L} \frac{\Delta \mathrm{I}_{\mathrm{L}}}{\Delta \mathrm{t}} ; \quad \Delta \mathrm{t}=\frac{\mathrm{D}}{\mathrm{fS}} ; \quad \mathrm{D}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}} \\
& \mathrm{L}=\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \times \frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }} \times \mathrm{fS} \times \Delta \mathrm{I}_{\mathrm{L}}} \tag{1}
\end{align*}
$$

Where:
$\mathrm{V}_{\text {IN }}=$ Maximum input voltage
$\mathrm{V}_{\text {out }}=$ Output Voltage
$\Delta t=$ S1 turn on time
$\Delta \mathrm{I}_{\mathrm{L}}=$ Inductor current ripple
$\mathrm{f}_{\mathrm{S}}=$ Switching frequency
D = Duty Cycle
$r_{C}=$ Equivalent series resistor of output capacitor

## 2) Output Capacitor

The selection of output capacitor depends on the output ripple voltage requirement. Practically, the output ripple voltage is a function of both capacitance value and the equivalent series resistance (ESR) rc. Figure 9 shows the related waveforms of output capacitor.


Figure 9. The related waveforms of output capacitor
The AC impedance of output capacitor at operating frequency is quite smaller than the load impedance, so the ripple current ( $\Delta I_{\mathrm{L}}$ ) of the inductor current flows mainly through output capacitor. The output ripple voltage is described as :

$$
\begin{align*}
& \Delta \mathrm{V}_{\mathrm{OUT}}=\Delta \mathrm{V}_{\mathrm{OR}}+\Delta \mathrm{V}_{\mathrm{OC}}  \tag{2}\\
& \Delta \mathrm{~V}_{\mathrm{OUT}}=\Delta \mathrm{I}_{\mathrm{L}} \times \mathrm{r}_{\mathrm{C}}+\frac{1}{\mathrm{C}_{\mathrm{O}}} \int_{\mathrm{t} 1}^{\mathrm{t} 2} \mathrm{I}_{\mathrm{C}} \mathrm{dt}  \tag{3}\\
& \Delta \mathrm{~V}_{\text {OUT }}=\Delta \mathrm{I}_{\mathrm{L}} \times \Delta \mathrm{I}_{\mathrm{L}} \times \mathrm{r}_{\mathrm{C}}+\frac{1}{8} \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{C}_{\mathrm{OL}}}(1-\mathrm{D}) \mathrm{T}_{\mathrm{S}}^{2} \tag{4}
\end{align*}
$$

where $\Delta \mathrm{V}_{\mathrm{OR}}$ is caused by ESR and $\Delta \mathrm{V}_{\text {oc }}$ by capacitance. For electrolytic capacitor application, typically 90 to 95\% of the output voltage ripple is contributed by the ESR of output capacitor. So Equation (4) could be simplified as :

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {OUT }}=\Delta \mathrm{I}_{\mathrm{L}} \times \mathrm{r}_{\mathrm{C}} \tag{5}
\end{equation*}
$$

Users could connect capacitors in parallel to get calculated ESR.

## 3) Input Capacitor

The selection of input capacitor is mainly based on its maximum ripple current capability. The buck converter draws pulsewise current from the input capacitor during the on time of S1 as shown in Figure 8. The RMS value of ripple current flowing through the input capacitor is described as :

$$
\begin{equation*}
\text { Irms }=\text { lout } \sqrt{D(1-D)} \tag{6}
\end{equation*}
$$

The input capacitor must be capable of handling this ripple current. Sometimes, for higher efficiency the low ESR capacitor is necessarily.

## Thermal Considerations

For continuous operation, do not exceed absolute maximum operation junction temperature $125^{\circ} \mathrm{C}$. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :

$$
P_{D(\text { MAX })}=\left(T_{J(M A X)}-T_{A}\right) / \theta_{J A}
$$

Where $T_{J(M A X)}$ is the maximum operation junction temperature $125^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}$ is the ambient temperature and the $\theta_{\mathrm{JA}}$ is the junction to ambient thermal resistance.

For recommended operating conditions specification of RT8101/A, where $T_{J(M A X)}$ is the maximum junction temperature of the die $\left(125^{\circ} \mathrm{C}\right)$ and $\mathrm{T}_{\mathrm{A}}$ is the maximum ambient temperature. The junction to ambient thermal resistance $\theta_{\mathrm{JA}}$ is layout dependent.

The maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ can be calculated by following formula :
$P_{D(\text { MAX })}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(120^{\circ} \mathrm{C} / \mathrm{W}\right)=0.83 \mathrm{~W}$ for SOP-8 packages
$P_{D(\text { MAX })}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(75^{\circ} \mathrm{C} / \mathrm{W}\right)=1.33 \mathrm{~W}$ for PSOP-8 packages

The maximum power dissipation depends on operating ambient temperature for fixed $\mathrm{T}_{\mathrm{J} \text { (MAX) }}$ and thermal resistance $\theta_{\mathrm{JA}}$. For RT8101/A packages, Figure 10 allows the designer to see the effect of rising ambient temperature on the maximum power allowed.


Figure 10. Derating Curves for RT8101/A Packages

## PCB Layout Considerations

MOSFETs switch very fast and efficiently. The speed with which the current transitions from one device to another causes voltage spikes across the interconnecting impedances and parasitic circuit elements. The voltage spikes can degrade efficiency and radiate noise, that results in over-voltage stress on devices. Careful component placement layout and printed circuit design can minimize the voltage spikes induced in the converter. Consider, as an example, the turn-off transition of the upper MOSFET prior to turn-off, the upper MOSFET was carrying the full load current. During turn-off, current stops flowing in the upper MOSFET and is picked up by the low side MOSFET or schottky diode.

Any inductance in the switched current path generates a large voltage spike during the switching interval. Careful component selections, layout of the critical components, and use shorter and wider PCB traces help in minimizing the magnitude of voltage spikes.

There are two sets of critical components in a DC-DC converter using the RT8101/A. The switching power components are most critical because they switch large amounts of energy, and as such, they tend to generate equally large amounts of noise. The critical small signal components are those connected to sensitive nodes or those supplying critical bypass current.

The power components and the PWM controller should be placed firstly. Place the input capacitors, especially the high-frequency ceramic decoupling capacitors, close to the power switches. Place the output inductor and output capacitors between the MOSFETs and the load. Also locate the PWM controller near by MOSFETs. A multi-layer printed circuit board is recommended. Figure 11 shows the connections of the critical components in the converter. Note that the capacitors $\mathrm{C}_{\mathrm{i}}$ and Cout each of them represents numerous physical capacitors.

Use a dedicated grounding plane and use vias to ground all critical components to this layer. Apply another solid layer as a power plane and cut this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the PHASE node, but it is not necessary to oversize this particular island. Since the PHASE node is subjected to very high $\mathrm{dV} / \mathrm{dt}$ voltages, the stray capacitance formed between these islands and the surrounding circuitry will tend to couple switching noise. Use the remaining printed circuit layers for small signal routing. The PCB traces between the PWM controller and the gate of MOSFET and also the traces connecting source of MOSFETs should be sized to carry 2A peak currents.


Figure 11. The connections of the critical components in the converter

## Outline Dimension



| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 4.801 | 5.004 | 0.189 | 0.197 |
| B | 3.810 | 3.988 | 0.150 | 0.157 |
| C | 1.346 | 1.753 | 0.053 | 0.069 |
| D | 0.330 | 0.508 | 0.013 | 0.020 |
| F | 1.194 | 1.346 | 0.047 | 0.053 |
| H | 0.170 | 0.254 | 0.007 | 0.010 |
| I | 0.050 | 0.254 | 0.002 | 0.010 |
| J | 5.791 | 6.200 | 0.228 | 0.244 |
| M | 0.400 | 1.270 | 0.016 | 0.050 |

8-Lead SOP Plastic Package


| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 4.801 | 5.004 | 0.189 | 0.197 |
| B | 3.810 | 4.000 | 0.150 | 0.157 |
| C | 1.346 | 1.753 | 0.053 | 0.069 |
| D | 0.330 | 0.510 | 0.013 | 0.020 |
| F | 1.194 | 1.346 | 0.047 | 0.053 |
| H | 0.170 | 0.254 | 0.007 | 0.010 |
| I | 0.000 | 0.152 | 0.000 | 0.006 |
| J | 5.791 | 6.200 | 0.228 | 0.244 |
| M | 0.406 | 1.270 | 0.016 | 0.050 |
| X | 1.900 | 2.700 | 0.075 | 0.106 |
| Y | 1.900 | 3.600 | 0.075 | 0.142 |

8-Lead SOP (Exposed Pad) Plastic Package

## Richtek Technology Corporation

Headquarter
5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611

Richtek Technology Corporation
Taipei Office (Marketing)
8F, No. 137, Lane 235, Paochiao Road, Hsintien City
Taipei County, Taiwan, R.O.C.
Tel: (8862)89191466 Fax: (8862)89191465
Email: marketing@richtek.com

